



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/691,212	10/21/2003	Andrew W. Dornbusch	025.0009	8353
34456	7590	08/09/2005	EXAMINER	
TOLER & LARSON & ABEL L.L.P. 5000 PLAZA ON THE LAKE STE 265 AUSTIN, TX 78746			ORTIZ, EDGARDO	
			ART UNIT	PAPER NUMBER
			2815	

DATE MAILED: 08/09/2005

Please find below and/or attached an Office communication concerning this application or proceeding.

Office Action Summary	Application No. 10/691,212	Applicant(s) DORNBUSCH	
	Examiner Edgardo Ortiz	Art Unit 2815	

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) ☒ Responsive to communication(s) filed on 26 May 2005.
- 2a) ☒ This action is **FINAL**. 2b) ☐ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) ☒ Claim(s) 1-29 is/are pending in the application.
- 4a) Of the above claim(s) _____ is/are withdrawn from consideration.
- 5) ☐ Claim(s) _____ is/are allowed.
- 6) ☒ Claim(s) 1-29 is/are rejected.
- 7) ☐ Claim(s) _____ is/are objected to.
- 8) ☐ Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☐ The drawing(s) filed on _____ is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All b) ☐ Some * c) ☐ None of:
1. ☐ Certified copies of the priority documents have been received.
2. ☐ Certified copies of the priority documents have been received in Application No. _____.
3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).
- * See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

- | | |
|--|---|
| 1) <input type="checkbox"/> Notice of References Cited (PTO-892) | 4) <input type="checkbox"/> Interview Summary (PTO-413)
Paper No(s)/Mail Date. _____ |
| 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948) | 5) <input type="checkbox"/> Notice of Informal Patent Application (PTO-152) |
| 3) <input type="checkbox"/> Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)
Paper No(s)/Mail Date _____ | 6) <input type="checkbox"/> Other: _____ |

DETAILED ACTION

Claim Rejections - 35 USC § 112

The following is a quotation of the first paragraph of 35 U.S.C. 112:

The specification shall contain a written description of the invention, and of the manner and process of making and using it, in such full, clear, concise, and exact terms as to enable any person skilled in the art to which it pertains, or with which it is most nearly connected, to make and use the same and shall set forth the best mode contemplated by the inventor of carrying out his invention.

1. Claims 2-7 and 9 are rejected under 35 U.S.C. 112, first paragraph, as failing to comply with the enablement requirement. The claim(s) contains subject matter, which was not described in the specification in such a way as to enable one skilled in the art to which it pertains, or with which it is most nearly connected, to make and/or use the invention. Claim 2 and its dependent claims 3-7 disclose the limitation “*first predetermined amount corresponds to an attenuation in a stop-band of said first external filter*” and Claim 9 discloses “*first and second predetermined amounts correspond to differences between an attenuation in stop-bands of said first and second filters respectively*”. However, Applicant has failed to provide sufficient support in order to enable someone with ordinary skill to correlate the predetermined distance between the first and second terminal pairs of independent Claim 1 to the attenuation in a stop-band of the first external filter disclosed in said Claim 2. Based on the evidence, the specification, at the time the application was filed, would not have taught one skilled in the art how to make and/or use the full scope of the claimed invention without undue experimentation.

The following is a quotation of the second paragraph of 35 U.S.C. 112:

The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the applicant regards as his invention.

2. Claim 2 is rejected under 35 U.S.C. 112, second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which applicant regards as the invention. Claim 2 discloses a “*first predetermined amount*” when describing the separation between the first and second terminal pairs, however, Claim 1 from which Claim depends from discloses a “*first predetermined distance*”. Thus, the subject matter of Claim 2 is unclear in relation to the claim, which it depends from, since it discloses an *amount* instead of a *distance*.

Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

3. Claims 1-29 are rejected under 35 U.S.C. 103(a) as being unpatentable over Poulin (U.S. Patent No. 6,580,163) in view of Williams (U.S. Patent No. 3,868,608). With regard to Claim 1, Poulin discloses (figure 2) an integrated circuit (column 3, lines 6-7) comprising:
a semiconductor substrate (102) having a first pair of bonding pads from the plurality of bond pads defined as (106) and a second pair of bonding pads also from said plurality of bonding pads; and
an integrated circuit package (104) encapsulating said semiconductor substrate (102) and having first and second terminal pairs from the group defined as (108) corresponding and coupled to the first and second pairs of bonding pads, respectively,

Art Unit: 2815

wherein said first and second terminal pairs are separated by a first predetermined distance, which maintains isolation therebetween of at least a predetermined amount.

Poulin fails to teach the claimed input of the first external filter and output of the first external filter. However, Williams discloses (figure 2) a surface wave filter structure, which includes symmetrical input (28) and output terminals (30, 32) deposited over a substrate (34) and that is used in a frequency selective circuit (column 1, lines 54-56). Therefore, it would have been obvious to someone with ordinary skill in the art, at the time of the invention, to modify the structure as disclosed by Poulin to include the claimed input of the first external filter and output of the first external filter, as suggested by Williams, in order to provide a surface wave filter with a high degree of symmetry and which exhibits improved attenuation at pre-selected frequencies (column 1, lines 57-61).

With regard to Claim 2, a further difference between the claimed invention and Poulin is the claimed first predetermined amount corresponding to attenuation in a stop-band of said first external filter. However, Williams discloses (figure 2) a surface wave filter structure, which includes symmetrical input (28) and output terminals (30, 32) deposited over a substrate (34) and wherein the input and output transducers are arranged symmetrically to sufficiently balance the parasitic effects between the output signals (column 3, lines 57-61). Therefore, it would have been obvious to someone with ordinary skill in the art, at the time of the invention, to modify the structure as disclosed by Poulin to include the claimed first predetermined amount corresponding to an attenuation in a stop-band of said first external filter, as suggested by Williams, in order to

Art Unit: 2815

provide a surface wave filter with a high degree of symmetry and which exhibits improved attenuation at pre-selected frequencies (column 1, lines 57-61). Moreover, it is a known principle that the attenuation of the stop-band corresponds to the input frequency to the terminals and thus the separation of the terminals would be an obvious optimization to the ordinary artisan, in order to maintain a desired frequency constant.

With regard to Claim 3, Poulin discloses a first pair of terminals from the plurality of terminals defined as (108) and a second pair of terminals also from said plurality of bonding pads, located along a first side, which can be seen as any of the four sides of said integrated circuit package (104), and separated by a first plurality of intervening terminals (see figure 2).

With regard to Claim 4, a further difference between the claimed invention and Poulin is the claimed first plurality of intervening terminals comprising twelve terminals. However, it would have been obvious to someone with ordinary skill in the art, at the time of the invention, to modify the structure as disclosed by Poulin to include the claimed first plurality of intervening terminals comprising twelve terminals, in order to maintain a constant number of terminals through-out the semiconductor package and between the input and output terminals, thus reducing cross-signaling and improving isolation. Further, it would have been obvious to one having ordinary skill in the art at the time of the invention was made to determine the intervening terminals as twelve, since it has been held that discovering an optimum value of a result effective variable involves only routine skill in the art. In re Boesch, 617 F.2d 272, 205 USPQ 215 (CCPA 1980).

Art Unit: 2815

With regard to Claim 5, the limitation “*wherein said first plurality of intervening terminals comprises at least one power supply*”, is an intended-use limitation that does not structurally or patentably distinguish the claimed invention from the structure as disclosed by Poulin.

With regard to Claim 6, Poulin discloses first and second terminals of said first terminal pair are adjacent to one another, and first and second terminals of said second terminal pair are adjacent to one another (see figure 1).

With regard to Claim 7, Poulin discloses first and second terminal pairs are located at opposite ends of said first side of said integrated circuit package (see figure 2).

With regard to Claim 8, Poulin discloses an integrated circuit wherein:

the semiconductor substrate (102) further has a third pair of bonding pads, from the plurality of bonding pads (106) and a fourth pair of bonding pads, also from the plurality of bonding pads;

an integrated circuit package (104) having third and fourth terminal pairs, from the group of terminals (108) corresponding and coupled to said third and fourth pairs of bonding pads, respectively; and

said third and fourth terminal pairs are separated by a second predetermined distance.

Poulin fails to teach the claimed input of the first external filter and output of the first external filter. However, Williams discloses (figure 2) a surface wave filter structure, which includes

Art Unit: 2815

symmetrical input (28) and output terminals (30, 32) deposited over a substrate (34) and that is used in a frequency selective circuit (column 1, lines 54-56). Therefore, it would have been obvious to someone with ordinary skill in the art, at the time of the invention, to modify the structure as disclosed by Poulin to include the claimed input of the first external filter and output of the first external filter, as suggested by Williams, in order to provide a surface wave filter with a high degree of symmetry and which exhibits improved attenuation at pre-selected frequencies (column 1, lines 57-61).

With regard to Claim 9, a further difference between the claimed invention and Poulin is the claimed first predetermined amount corresponding to attenuation in a stop-band of said first external filter. However, Williams discloses (figure 2) a surface wave filter structure, which includes symmetrical input (28) and output terminals (30, 32) deposited over a substrate (34) and wherein the input and output transducers are arranged symmetrically to sufficiently balance the parasitic effects between the output signals (column 3, lines 57-61). Therefore, it would have been obvious to someone with ordinary skill in the art, at the time of the invention, to modify the structure as disclosed by Poulin to include the claimed first predetermined amount corresponding to an attenuation in a stop-band of said first external filter, as suggested by Williams, in order to provide a surface wave filter with a high degree of symmetry and which exhibits improved attenuation at pre-selected frequencies (column 1, lines 57-61). Moreover, it is a known principle that the attenuation of the stop-band corresponds to the input frequency to the terminals and thus the separation of the terminals would be an obvious optimization to the ordinary artisan, in order to maintain a desired frequency constant.

With regard to Claim 10, Poulin discloses a first pair of terminals from the plurality of terminals defined as (108) and a second pair of terminals also from said plurality of bonding pads, located along a first side, which can be seen as any of the four sides of said integrated circuit package (104), and separated by a first plurality of intervening terminals (see figure 2).

With regard to Claim 11, a further difference between the claimed invention and Poulin is the claimed first plurality of intervening terminals comprising twelve terminals. However, it would have been obvious to someone with ordinary skill in the art, at the time of the invention, to modify the structure as disclosed by Poulin to include the claimed first plurality of intervening terminals comprising twelve terminals, in order to maintain a constant number of terminals through-out the semiconductor package and between the input and output terminals, thus reducing cross-signaling and improving isolation. Further, it would have been obvious to one having ordinary skill in the art at the time of the invention was made to determine the intervening terminals as twelve, since it has been held that discovering an optimum value of a result effective variable involves only routine skill in the art. In re Boesch, 617 F.2d 272, 205 USPQ 215 (CCPA 1980).

With regard to Claim 12, the limitation “*wherein said first and second pluralities of intervening terminals each comprises at least one power supply*”, is an intended-use limitation that does not structurally or patentably distinguish the claimed invention from the structure as disclosed by Poulin.

Art Unit: 2815

With regard to Claim 13, Poulin discloses first and second terminals of each first, second, third, and fourth terminal pairs that are adjacent to one another (see figure 2).

With regard to Claim 14, Poulin discloses first and second terminal pairs located at opposite ends of said first side of said integrated circuit package and said third and fourth terminal pairs are located at opposite ends of said second side of said integrated circuit package, wherein the terminals comprise terminals from the group defined as (108) (see figure 2).

With regard to Claim 15, Poulin discloses (figure 2) an integrated circuit (column 3, lines 6-7) comprising:

a semiconductor substrate (102) having first, second, third and fourth quadrants, which can be seen as those portions between an horizontal and a vertical line taken along the substrate, having respective first, second, third and fourth bonding pads defined as (106) and a second pair of bonding pads also from said plurality of bonding pads and first and second circuit portions on the semiconductor substrate; and

an integrated circuit package (104) encapsulating said semiconductor substrate (202) and having first, second, third and fourth terminal from the group defined as (108) corresponding and coupled to the first, second, third and fourth bonding pads, respectively.

Poulin fails to teach the claimed input of the first external filter and output of the first external filter. However, Williams discloses (figure 2) a surface wave filter structure, which includes symmetrical input (28) and output terminals (30, 32) deposited over a substrate (34) and that is

Art Unit: 2815

used in a frequency selective circuit (column 1, lines 54-56). Therefore, it would have been obvious to someone with ordinary skill in the art, at the time of the invention, to modify the structure as disclosed by Poulin to include the claimed input of the first external filter and output of the first external filter, as suggested by Williams, in order to provide a surface wave filter with a high degree of symmetry and which exhibits improved attenuation at pre-selected frequencies (column 1, lines 57-61).

With regard to Claim 16, Poulin discloses first and second circuits that comprise portions of radio-frequency (RF) receivers (column 3, lines 6-8).

With regard to Claim 17, the limitation “*wherein said first circuit comprises a portion of a satellite receiver and said second circuit comprises a portion of a terrestrial receiver*”, is an intended-use limitation that does not structurally or patentably distinguish the claimed invention from the structure as disclosed by Poulin.

With regard to Claim 18, Poulin discloses first and second circuits that have substantially the same layout (see figure 2).

With regard to Claim 19, Poulin fails to disclose the claimed first and second external surface acoustic wave (SAW) filters. However, Poulin fails to teach the claimed input of the first external filter and output of the first external filter. However, Williams discloses (figure 2) a surface wave filter structure, which includes symmetrical input (28) and output terminals (30,

Art Unit: 2815

32) deposited over a substrate (34) and that is used in a frequency selective circuit (column 1, lines 54-56). Therefore, it would have been obvious to someone with ordinary skill in the art, at the time of the invention, to modify the structure as disclosed by Poulin to include the claimed first and second external surface acoustic wave (SAW) filters, as suggested by Williams, in order to provide a surface wave filter with a high degree of symmetry and which exhibits improved attenuation at pre-selected frequencies (column 1, lines 57-61).

With regard to Claim 21, Poulin discloses (figure 2) an integrated circuit (column 3, lines 6-7) comprising:

a semiconductor substrate (102) having a first pair of bonding pads from the plurality of bond pads defined as (106) and a second pair of bonding pads also from said plurality of bonding pads; and

an integrated circuit package (104) encapsulating said semiconductor substrate (102) and having at least first and second sides, and comprising a first pair of terminals from the group defined as (108) located at a first end of said first side and coupled to said first pair of bonding pads, and a second pair of terminals located at a second end of said first side opposite said first end and coupled to said second pair of bonding pads (see figure 2).

With regard to Claim 22, Poulin discloses an integrated circuit package (104) that comprises four sides (see figure 2).

Art Unit: 2815

With regard to Claims 23, 24 and 27; Poulin and Williams essentially disclose the claimed invention but fails to explicitly show, the claimed thin quad-flat package. However, it would have been obvious to someone with ordinary skill in the art, at the time of the invention, to modify the structure as disclosed by Poulin and Williams to include the claimed thin quad-flat package, in order to optimize the overall size of the device, since TQFP are space-efficient resulting in smaller printed circuit board space requirements.

With regard to Claim 25, Poulin discloses semiconductor substrate further having a third pair of bonding pads, from the group defined as (106), and a fourth pair of bonding pads, also from the group defined as (106), and said integrated circuit package further has a third pair of terminals from the group defined as (108) located on a first end of said second side and coupled to said third pair of bonding pads, and a fourth pair of terminals located on a second end of said second side opposite said first end and coupled to said fourth pair of bonding pads.

Poulin fails to teach the claimed input of the first external filter and output of the first external filter. However, Williams discloses (figure 2) a surface wave filter structure, which includes symmetrical input (28) and output terminals (30, 32) deposited over a substrate (34) and that is used in a frequency selective circuit (column 1, lines 54-56). Therefore, it would have been obvious to someone with ordinary skill in the art, at the time of the invention, to modify the structure as disclosed by Poulin to include the claimed input of the first external filter and output of the first external filter, as suggested by Williams, in order to provide a surface wave filter with

Art Unit: 2815

a high degree of symmetry and which exhibits improved attenuation at pre-selected frequencies (column 1, lines 57-61).

With regard to Claim 26, Poulin discloses (figure 2) an integrated circuit (column 3, lines 6-7) comprising:

adjacent first and second terminals from the group defined as (108) at a first end of a first side of the integrated circuit;

adjacent third and fourth terminals, also from the group defined as (108), at a second end of said first side of the integrated circuit;

adjacent fifth and sixth terminals, also from the group defined as (108), at a first end of a second side of the integrated circuit ; and

adjacent seventh and eighth terminals, also from the group defined as (108), at a second end of said second side of the integrated circuit.

With regard to Claim 28, a further difference between the claimed invention and Poulin is, the claimed assignment of pin numbers to the terminals. However, it would have been obvious to someone with ordinary skill in the art, at the time of the invention, to assign pin numbers to the terminals for the purpose of defining and identifying which operation each terminal would perform within the integrated circuit.

With regard to Claim 29, Poulin fails to disclose the claimed first and second external surface acoustic wave (SAW) filters. However, Poulin fails to teach the claimed input of the first

Art Unit: 2815

external filter and output of the first external filter. However, Williams discloses (figure 2) a surface wave filter structure, which includes symmetrical input (28) and output terminals (30, 32) deposited over a substrate (34) and that is used in a frequency selective circuit (column 1, lines 54-56). Therefore, it would have been obvious to someone with ordinary skill in the art, at the time of the invention, to modify the structure as disclosed by Poulin to include the claimed first and second external surface acoustic wave (SAW) filters, as suggested by Williams, in order to provide a surface wave filter with a high degree of symmetry and which exhibits improved attenuation at pre-selected frequencies (column 1, lines 57-61).

Response to Arguments

4. Applicant's arguments with respect to claims 1-29 have been considered but are not considered persuasive, for the reason stated in the rejection. Applicant first argues regarding the 112 1st rejection of claims 2-7 and 9 that *"Applicants described the use of RF modeling using a computer-aided design (CAD) modeling program to estimate the actual input-to-output isolation. Since distance between the pins affects input-to-output isolation, the distance can be increased until the isolation is sufficient."* However, and as stated in the rejection, Applicant has failed to provide sufficient support in order to enable someone with ordinary skill to correlate the predetermined distance between the first and second terminal pairs to the *attenuation in a stop-band of the first external filter* as claimed. Thereby, the 112 1st rejection of claims 2-7 and 9 is maintained.

Applicant also argues regarding the 112 2nd rejection of claim 2 that “said first predetermined amount has its antecedent in claim 1, line 12”. The examiner disagrees and notes that claim 2 contains inconsistent language is inconsistent, since Claim 2 discloses a “first predetermined *amount*” when describing the separation between the first and second terminal pairs. However, claim 1 from which claim 2 depends from discloses a “first predetermined *distance*”. The terms “amount” and “distance” are clearly different and thus claim 2 is unclear. Thereby, the 112 2nd rejection of claim 2 is also maintained.

Applicant further argues regarding the 103(a) rejection of claims 1-29, and more specifically claims 1 and 8, that “*Nothing in Poulin and Williams discloses or in any way suggests an integrated circuit comprising a substrate having a first a pair of bonding pads adapted to be coupled to an input of an external filter.*” The examiner disagrees and notes that as stated in the rejection, Poulin discloses all of the claimed elements but the claimed input of the first external filter and output of the first external filter. However, Williams discloses a surface wave filter structure, which includes symmetrical input and output terminals deposited over a substrate and used in a frequency selective circuit. The combination of Poulin and Williams provide a surface wave filter with a high degree of symmetry and which exhibits improved attenuation at pre-selected frequencies.

Applicant also argues that, “*Poulin and Williams are directed to different problems from each other as well as from the present invention.*” The examiner notes the test for combining references is what the combination of disclosures taken as a whole would suggest to one of

ordinary skill in the art. In re McLaughlin, 170 USPQ 209 (CCPA 1971) references are evaluated by what they suggest to one versed in the art, rather than by their specific disclosures. In re Bozek, 163 USPQ 545 (CCPA 1969). In the instant case, although the references may be directed to different problems, the ordinary artisan would recognize that Poulin and Williams disclose all of the claimed limitations and provide a surface wave filter with a high degree of symmetry and which exhibits improved attenuation at pre-selected frequencies.

Applicant argues regarding the 103(a) rejection of claim 2 that “The alleged obviousness only arises from Applicant’s own disclosure of the problem.” The examiner disagrees and notes that the motivation stated in the rejection was specifically cited from the Williams reference, more specifically column 1, lines 57-61, which discusses a surface wave filter with a high degree of symmetry improved attenuation at pre-selected frequencies. Applicant argues regarding the 103(a) rejection of claim 3 that “*Poulin doesn’t say which terminals are in particular spaced apart relationship to each other nor which ones are located along the same side of the integrated circuit package.*” However, as stated in the rejection, Poulin discloses on figure 2 a first pair of terminals from the plurality of terminals defined as (108) and a second pair of terminals also from said plurality of bonding pads, located along a first side, which can be seen as any of the four sides of said integrated circuit package (104), and separated by a first plurality of intervening terminals.

Applicant argues regarding the 103(a) rejection of claim 4 that the “*motivation is nowhere to be found in the prior art.*” As stated above, notes the test for combining references is what the

Art Unit: 2815

combination of disclosures taken as a whole would suggest to one of ordinary skill in the art. In the instant case, the motivation was clearly stated as reducing cross-signaling and improving isolation. Applicant argues regarding the 103(a) rejection of claim 5 that said claim “*is simply not an intended use limitation*”. The examiner disagrees and notes that the claim merely assigns a use for one of the claimed terminals and thus the claim is rejected as stated above.

Applicant argues regarding the 103(a) rejection of claims 6-7 that “*If Poulin does not disclose that the integrated circuit even has first and second terminals pairs adapted to be coupled to an external filter, how can Poulin disclose or suggest that such terminals of each pair are adjacent to each other?*” The examiner disagrees with Applicant’s assertion of Poulin, since the reference does disclose first and second terminals pairs adjacent each other, as shown in figure 2.

Lastly, Applicant argues regarding the rejection of claims 15, 21 and 26 that “*the only motivation to arrive at the invention of claims 15, 21 and 26 is found in Applicant’s own disclosure.*” The examiner disagrees for the reasons stated in the rejection and further notes that it must be recognized that any judgment on obviousness is in a sense necessarily a reconstruction based upon hindsight reasoning. But so long as it takes into account only knowledge which was within the level of ordinary skill at the time the claimed invention was made, and does not include knowledge gleaned only from the applicant's disclosure, such a reconstruction is proper. See *In re McLaughlin*, 443 F.2d 1392, 170 USPQ 209 (CCPA 1971).

For the reasons discussed the claimed invention does not patentably distinguish from the cited prior art and the rejection is maintained.

Conclusion

5. THIS ACTION IS MADE FINAL. Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.


6. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Edgardo Ortiz whose telephone number is 571-272-1735. The examiner can normally be reached on Monday-Friday (1st Friday Off).

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Tom Thomas can be reached on 571-272-1664. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Art Unit: 2815

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

E.O.
A.U. 2815
8/6/05


TOM THOMAS
SUPERVISORY PATENT EXAMINER